NXP Semiconductors /MIMXRT1021 /IOMUXC /SW_MUX_CTL_PAD_GPIO_SD_B1_04

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_SD_B1_04

31282724232019161512118743000000000000000000000000000000000000000000 (ALT0)MUX_MODE0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: USDHC2_DATA0 of instance: usdhc2

1 (ALT1): Select mux mode: ALT1 mux port: FLEXSPI_B_DATA01 of instance: flexspi_bus2bit

2 (ALT2): Select mux mode: ALT2 mux port: ENET_TX_CLK of instance: enet

3 (ALT3): Select mux mode: ALT3 mux port: ENET_REF_CLK1 of instance: enet

4 (ALT4): Select mux mode: ALT4 mux port: EWM_OUT_B of instance: ewm

5 (ALT5): Select mux mode: ALT5 mux port: GPIO3_IO24 of instance: gpio3

6 (ALT6): Select mux mode: ALT6 mux port: CCM_WAIT of instance: ccm

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_SD_B1_04

Links

() ()